


POWER FACTOR CORRECTION CONTROLLER OF CRITICAL DUCTING

DESCRIPTION

The SA7527 provides simple and high performance active power factor correction. The SA7527 is optimized for electronic ballasts and low power and high-density power supplies which require minimum board size, reduced external components and low power dissipation. Because the R/C filter is included in the current sense block, the external R/C filter is not necessary. Special circuitry has also been added to prevent no load runaway conditions. Regardless of the supply voltage, the output drive clamping circuit limits the overshoot of the power MOSFET gate drive. It greatly enhances the system reliability.



FEATURES


- * Internal start-up timer
- * Internal R/C filter eliminates the need for an external R/C filter
- * Very precise adjustable output over voltage protection
- * Zero current detector
- * One quadrant multiplier
- * Trimmed 1.5% internal band gap reference
- * Under voltage lockout with 3V of hysteresis
- * Totem pole output with high state clamp
- * Low start-up and operating current
- * 8-pin DIP or 8-pin SOP

APPLICATIONS

- * Electronic ballast
- * SMPS

ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SA7527	DIP-8-300-2.54	SA7527	Pb free	Tube
SA7527S	SOP-8-225-1.27	SA7527S	Pb free	Tube
SA7527STR	SOP-8-225-1.27	SA7527S	Pb free	Tape&Reel

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS (Tamb=25°C)

Characteristics	Symbol	Rating	Unit
Supply Voltage	VCC	30	V
Peak Drive Output Current	I _{OH} , I _{OL}	±500	mA
Driver Output Clamping Diodes V _O >V _{CC} or V _O <-0.3V	I _{clamp}	±10	mA
Detector Clamping Diodes	I _{det}	±10	mA
Error Amp, Multiplier And Comparator Input Voltage	V _{in}	-0.3 to 6	V
Operating Junction Temperature	T _j	150	°C
Operating Temperature Range	T _{op}	-40 to 125 (Note)	°C
Storage Temperature Range	T _{stg}	-65 to 150	°C
Power Dissipation	P _d	0.8	W

Note: This temperature range is only for SA7527. The global function will be effected by peripheral elements.

TEMPERATURE CHARACTERISTICS

Characteristics	Symbol	Min.	Typ.	Max.	Unit
Temperature Stability For Reference Voltage (Vref)	ΔVref	--	20	--	mV
Temperature Stability For Multiplier Gain (K)	ΔK/ΔT	--	-0.2	--	%/°C

ELECTRICAL CHARACTERISTICS (Unless otherwise stated, V_{CC}=14V, -25°C ≤ Tamb ≤ 125°C)


Characteristics	Symbol	Test condition	Min.	Typ.	Max.	Unit
Under Voltage Lockout Section						
Start Threshold Voltage	V _{th} (st)	V _{CC} increasing	10.5	11.5	12.5	V
UVLO Hysteresis	H _Y (st)	--	2	3	4	V
Supply Current Section						
Start-Up Supply Current	I _{st}	V _{CC} =V _{th(st)} -0.2	10	60	100	μA
Operating Supply Current	I _{CC}	Output not switching	--	3	6	mA
Operating Current OVP	I _{CC(OVP)}	V _{in} =3V	--	1.7	4	mA
Dynamic Operating Supply Current	I _{DCC}	50kHz, C _I =1nF	--	4	8	mA
Error Amplifier Section						
Voltage Feedback Input Threshold	V _{ref}	I _{ref} =0mA, Tamb=25°C	2.465	2.5	2.535	V
		-25≤Tamb≤125°C	2.44	2.5	2.56	V
Line Regulation	ΔV _{ref1}	14V≤V _{CC} ≤25V	--	0.1	10	mV
Temperature Stability Of V _{ref} (note)	ΔV _{ref3}	-25≤Tamb≤125°C	--	20	--	mV
Input Bias Current	I _{b(ea)}	--	-0.5	--	0.5	μA
Output Source Current	I _{source}	V _{m2} =4V	-2	-4	--	mA
Output Sink Current	I _{sink}	V _{m2} =4V	2	4	--	mA
Output Upper Clamp Voltage (note)	V _{eao(H)}	I _{source} =0.1mA	--	6	--	V
Output Lower Clamp Voltage (note)	V _{eao(L)}	I _{sink} =0.1mA	--	2.25	--	V
Large Signal Open Loop G gain (note)	G _v	--	60	80	--	dB
Power Supply Rejection Ratio (note)	PSRR	14V≤V _{CC} ≤25V	60	80	--	dB
Unity Gain Bandwidth (note)	GBW	--	--	1	--	MHz
Slew Rate (note)	SR	--	--	0.6	--	V/μs
Multiplier Section						
Input Bias Current (pin3)	I _{b(m)}	--	-0.5	--	0.5	μA
M1 Input Voltage Range (pin3)	ΔV _{m1}	--	0	--	3.8	V
M2 Input Voltage Range (pin2)	ΔV _{m2}	--	V _{ref}	--	V _{ref} +2.5	V
Multiplier Gain (note)	K	V _{m1} =1V, V _{m2} =3.5V	0.36	0.44	0.52	1/V
Maximum Multiplier Output Voltage	V _{omax(m)}	V _{in} =0V, V _{m1} =4V	1.65	1.8	1.95	V
Temperature Stability Of K (note)	ΔK/ΔT	-25≤Tamb≤125°C	--	-0.2	--	%/°C
Current Sense Section						
Input Offset Voltage (note)	V _{io(cs)}	V _{m1} =0V, V _{m2} =2.2V	-10	3	10	mV
Input Bias Current	I _{b(cs)}	0V≤V _{cs} ≤1.7V	-1	-0.1	1	μA
Current Sense Delay To Output (note)	t _{d(cs)}	--	--	200	500	ns
Zero Current Detect Section						
Input Voltage Threshold	V _{th(det)}	V _{det} increasing	1.7	2	2.3	V
Detect Hysteresis	H _Y (det)	--	0.2	0.5	0.8	V
Input Low Clamp Voltage	V _{clamp(l)}	I _{det} =-100μA	0.45	0.75	1	V
Input High Clamp Voltage	V _{clamp(h)}	I _{det} =3mA	6.5	7.2	7.9	V

Characteristics	Symbol	Test condition	Min.	Typ.	Max.	Unit
Input Bias Current	I _{b(det)}	1V≤V _{det} ≤5V	-1	-0.1	1	μA
Input High/Low Clamp Diode Current (note)	I _{clamp(d)}	--	--	--	±3	mA
Output Section						
Output Voltage High	V _{oh}	I _o =-10mA	10.5	11	--	V
Output Voltage Low	V _{oi}	I _o =10mA	--	0.8	1	V
Rising Time (note)	t _r	C _l =1nF	--	130	200	ns
Falling Time (note)	t _f	C _l =1nF	--	50	120	ns
Maximum Output Voltage	V _{omax(o)}	V _{CC} =20V, I _o =100μA	12	14	16	V
Output Voltage With UVLO Activated	V _{omin(o)}	V _{CC} =5V, I _o =100μA	--	--	1	V
Restart Timer Section						
Restart Time Delay	t _{d(rst)}	V _{m1} =1V, V _{m2} =3.5V	--	150	--	μs
Over Voltage Protection Section						
Soft OVP Detecting Current	I _{sovlp}	--	25	30	35	μA
Dynamic OVP Detecting Current	I _{dovp}	--	35	40	45	μA
Static OVP Threshold Voltage	V _{ovp}	V _{inv} =2.7V	2.1	2.25	2.4	V

Note: These parameters, although guaranteed, are not 100% tested in production.

$$\text{Multiplier gain: } k = \frac{\text{pin4_threshold}}{V_{m1}x(V_{m2} - V_{ref})} \dots (V_{m1} = V_{pin3}, V_{m2} = V_{pin2})$$

PIN CONFIGURATIONS



PIN DESCRIPTIONS

Pin no.	Pin name	Description
1	INV	Inverting input of the error amplifier. The output of the boost converter should be resistively divided to 2.5V and connected to this pin.
2	EA_OUT	The output of the error amplifier. A feedback compensation network is placed between this pin and the INV pin.
3	MULT	Input to the multiplier stage. The full-wave rectified AC voltage is divided to less than 2V and is connected to this pin.
4	CS	Input of the PWM comparator. The MOSFET current is sensed by a resistor and the resulting voltage is applied to this pin. An internal R/C filter is included to reject any high frequency noise.
5	Idet	Zero current detection input.
6	GND	The ground potential of all the pins.
7	OUT	Gate driver output. The push pull output stage is able to drive the Power MOSFET with peak current of 500mA.
8	Vcc	Supply voltage of driver and control circuits.

ELECTRICAL CHARACTERISTICS CURVES

Figure 1. Error Amplifier Output Voltage
vs Current Sensing Threshold






Figure 2. Multiplier Input Voltage
vs Current Sensing Threshold




(To be continued)

(Continued)

Figure 3. Supply Current vs Supply Voltage



TEST CIRCUIT




TEST SPECIFICATION (Unless otherwise specified, VDC2=14V)

Parameter	Switches	Test conditions	Test point	Remark
V _{th(st)}	S2,S3,S4,S5	VDC3=3,VDC4=1,VDC6=0	B	VDC2 increase
H _{Y(st)}	S2,S3,S4,S5	VDC3=3,VDC4=1,VDC6=0	B	Following above, decrease the VDC2 until C level changed
I _(st)	S2,S3,S4,S5	VDC3=3,VDC4=1,VDC6=0	B	VDC2= V _{th(st)} -0.2
I _(cc)	S2,S3,S4,S5	VDC3=3,VDC4=1,VDC6=0	B	--
I _{cc(ovp)}	S1	VDC1=3	B	--
I _{dcc}	S1,S3,S4,S7,S8	VDC6=0	B	Input 50kHz/2V square wave to F
V _{ref}	S9	--	G	
ΔV _{ref}	S9	--	G	VDC2=14V, 25V
I _{b(ea)}	S1	VDC1 change	G	--
I _(source)	S1,S2	VDC1=0,VDC3=4	A	--
I _(sink)	S1,S2	VDC1=3,VDC3=4	A	--
V _{eao(H)}	S1	VDC1=0	A	The source current of A is 1mA
V _{eao(L)}	S1	VDC1=3	A	The sink current of A is 1mA
I _{b(m)}	S3	--	E	VDC4: 0~4V

(To be continued)

(Continued)

Parameter	Switches	Test conditions	Test point	Remark
ΔV_{m1}	S1,S3,S4,S5	VDC1=2, initialize VDC4,VDC6 low level, enable C high level	E	Increasing the VDC6 and VDC4, enables the C changes until the VDC4 change do not affect the C level.
ΔV_{m2}	S1,S2,S3,S4,S5	VDC1=2,VDC4=1, initialize VDC3, VDC6 low level, enable C high level.	A	Increasing the VDC6 and VDC3 level, enables the C changes until the VDC3 change do not affect the C level.
K	S1,S2,S3,S4	VDC1=2V,VDC3=3.5,VDC4=1V	--	Increase the VDC6 until C level changed. K=VDC6/(VDC3*VDC4)
V _{max}	S1,S3,S4,S5	VDC1=2V, VDC4=4	D	Increase the VDC6 until C level changed.
I _{b(cs)}	S4	--	D	VDC6:0~1.7V
V _{th(det)}	S1,S2,S3,S4,S6	VDC1=2V, VDC3=3,VDC4=1, VDC6=0,	G	Increase the VDC5 until C level changed.
H _{Y(det)}	S1,S2,S3,S4,S6	VDC1=2V, VDC3=3,VDC4=1, VDC6=0,	G	Following above, the VDC5 decreases until C level changed.
V _{clamp(L)}	--	--	G	Input 100 μ A to G
V _{clamp(H)}	--	--	G	Output 3mA from G
I _{b(det)}	S6	--	G	VDC5:1~5V
V _{oh}	S1,S2,S3,S4,S5	VDC1=2,VDC6=0	C	Output 10mA from C
V _{ol}	S1,S2,S3,S4,S5	VDC1=2,VDC6=2	C	Input 10mA to C
t _r	S1,S2,S3,S4,S7	VDC1=2,VDC6=0	C	Input 50kHz/2V square wave to F
t _f	S1,S2,S3,S4,S7	VDC1=2,VDC6=0	C	Input 50kHz/2V square wave to F
V _{omax(o)}	S1,S2,S3,S4,S5	VDC1=2,VDC2=20	C	Output 100 μ A from C
V _{omin(o)}	S1,S2,S3,S4,S5	VDC1=2,VDC2=5	C	Output 100 μ A from C
t _{d(rst)}	S1,S2,S3,S5	VDC1=2,VDC3=3.5,VDC4=1	C	Input 10kHz, 10 μ s, 2V narrow pulse to D (note1)
I _{sovp}	S1,S3,S4,S5	VDC1=2,VDC6=0	A	Input static current to A, and enables C low level.
I _{dovp}	S1,S3,S4,S5	VDC1=2,VDC6=0	A	Input dynamic current to A, and enable C low level.
V _{ovp}	S1,S2,S3,S4,S5	VDC1=2.7,VDC4=1,VDC6=0	A	Increase the VDC3 until C level changed.
t _f	S1,S2,S3,S4,S7	VDC1=2,VDC6=0	C	Input 50kHz/2V square wave to F

TYPICAL APPLICATION CIRCUIT


Note: The circuit and parameters are reference only, please set the parameters of the real application circuit based on the real test .


APPLICATION CIRCUIT COMPONENTS LIST

Part Number	Value	Note	Manufacturer
R1	1.8MΩ	1/4W	-
R2	18kΩ	1/4W	-
R3	120kΩ	1W	-
R5	22kΩ	1/4W	-
R6	10Ω	1/4W	-
R7	3.0Ω	1W	-
R8	1MΩ	1/4W	-
R9	6kΩ	1/4W	-
VR1	103	Variable resistor	-
C1	47nF, 275vac	Box-Cap	-
C2	100nF, 275vac	Box-Cap	-
C3,4	2200pF, 3000V	Y-Cap	-
C5	0.1μF, 630V	Miller-Cap	-
C6	47μF, 35V	Electrolytic	-
C7	1μF	MLCC	-
C8	22μF, 450V	Electrolytic	-
C9	1nF, 25V	Ceramic	-
BD1	600V/4A	Bridge Diode	-
D1,3	75V, 150mA	IN4148	-
D2	600V, 1A	BYV26C	-
LF1	45mH	Line Filter	-
T1	1.76mH(122T:10T)	EI2219	-
Q1	500V, 2.3A	FQPF4N50	Fairchild
F1	250V, 3A	Fuse	-
V1	470V	471	-
NTC	10Ω	10D09	-

PACKAGE OUTLINE


DIP-8-300-2.54

UNIT: mm



SOP-8-225-1.27

UNIT: mm





Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

ATTACHMENT

Revision History

Date	REV	Description	Page
2005.07.22	1.0	Original	
2010.06.25	1.1	Modify "Operating Temperature Range"; ORDERING INFORMATION	
2010.10.28	1.2	Modify the template of datasheet	